

(12)

# EUROPEAN PATENT APPLICATION

(21) Application number: 86304504.3

(51) Int. Cl.<sup>4</sup>: G 06 F 13/32  
G 06 F 13/28

(22) Date of filing: 12.06.86

(30) Priority: 28.06.85 US 750377

(43) Date of publication of application:  
14.01.87 Bulletin 87/3

(84) Designated Contracting States:  
CH DE FR GB IT LI NL SE

(71) Applicant: Hewlett-Packard Company  
P.O. Box 10301  
Palo Alto California 94303-0890(US)

(72) Inventor: James, David V.  
3180 South Court  
Palo Alto California 94306(US)

(74) Representative: Colgan, Stephen James et al,  
CARPMAELS & RANSFORD 43 Bloomsbury Square  
London WC1A 2RA.(GB)

(54) A method and apparatus for performing variable length data read transactions.

(57) A method and apparatus for performing variable length data read transactions is presented in accordance with a preferred embodiment of the present invention. An input/output (I/O) device which performs variable length data read transactions, such as one which includes a terminal, has associated with it a command linked list, located in system memory, in which a system processor or memory controller has placed command elements. For read transactions, each element typically specifies the place in system memory where data will be transferred, and the number of bytes of data to be transferred. The I/O device autonomously fetches elements on the linked list and executes them. As bytes are being transferred from the I/O device to system memory a residual byte count is kept by the I/O device. When the I/O device has completed the data transfer, it may interrupt or otherwise provide the system processor with status information as to the data transfer. Additionally, the system processor may terminate a data transfer by sending a special flush command to the I/O device. Upon receipt of the flush command, the I/O device stops the data transaction, and returns to the system processor the residual byte count. The residual byte count is used by the system processor to determine how many bytes of information were transferred to system memory.




FIG 1

1 A METHOD AND APPARATUS FOR PERFORMING 0208430  
2 VARIABLE LENGTH DATA READ TRANSACTIONS

3 Background

4 High performance computer peripherals use direct memory  
5 access (DMA) to efficiently transfer data from a peripheral  
6 device to a computer memory. However, when the computer  
7 peripheral is a terminal there are special problems involved in  
8 the implementation of DMA transfers. Particularly, the amount of  
9 data an operator of the terminal desires to transmit typically  
0 cannot be accurately predicted by a system processor.

1 In the prior art, various schemes have been used to  
2 implement data transfers using terminals. For instance, a first-  
3 in-first-out (FIFO) buffer may be used to receive data from a  
4 terminal. The system processor may then periodically poll the  
5 FIFO buffer, and process any available data. This scheme,  
6 however, requires memory space on the interface between the  
7 terminal and the system processor. Also, this polling  
8 implementation is somewhat less efficient than DMA transfers.

9 A second scheme used in the prior art is for the terminal to  
0 interrupt the system processor to handle every character. This  
1 scheme may be disadvantageous in that a large portion of system  
2 processor time can be consumed if each character is individually  
3 processed. Interrupting per character can be especially  
4 consumptive of processor time when a system processor is  
5 servicing several terminals simultaneously.

6 A third scheme used in the prior art is for a terminal to  
7 transfer blocks of characters, which are delimited by special  
8 characters (for instance, a carriage return). This scheme,

1 however, may not be used in conjunction with certain operating  
2 systems, such as UNIX, which allow application programs to  
3 process individual characters from a terminal as they are  
4 received.

#### 5 Summary of the Invention

6 In accordance with the preferred embodiment of the present  
7 invention a method and apparatus for performing variable length  
8 data read transactions is presented. An input/output (I/O)  
9 device which performs variable length data read transactions,  
10 such as one which includes a terminal, has associated with it a  
11 command linked list, located in system memory, in which a system  
12 processor or memory controller has placed command elements. For  
13 read transactions, each element typically specifies the place in  
14 system memory where data will be transferred, and the number of  
15 bytes of data to be transferred.

16 The I/O device autonomously fetches elements on the linked  
17 list and executes them. As bytes are being transferred from the  
18 I/O device to system memory a residual byte count is kept by the  
19 I/O device. When the I/O device has completed the data transfer,  
20 it may interrupt or otherwise provide the system processor with  
21 status information as to the data transfer.

22 Additionally, the system processor may terminate a data  
23 transfer by sending a special flush command to the I/O device.  
24 Upon receipt of the flush command, the I/O device stops the data  
25 transaction, and returns to the system processor the residual  
26 byte count. The residual byte count is used by the system  
27 processor to determine how many bytes of information were  
28

1 transferred to system memory. When the I/O device has finished  
2 responding to the flush command, it again starts up data  
3 transfers to system memory.

4 The above scheme for performing variable length data read  
5 transactions frees a system processor to specify the length of  
6 expected data transfer from an I/O device and also gives the  
7 system processor flexibility to terminate the transfer if the  
8 amount of data is less than expected, or if the system processor  
9 wants to begin processing of data already collected.

#### 10 Brief Description of the Drawings

11 Figure 1 shows a system processor, system memory, and  
12 various I/O devices coupled to a bus, in accordance with a  
13 preferred embodiment of the present invention.

14 Figure 2 shows a plurality of elements on a linked list in  
15 accordance with the preferred embodiment of the present  
16 invention.

17 Figures 3A, 3B, and 3C show a portion of system memory and  
18 an I/O device in accordance with the preferred embodiment of the  
19 present invention.

20 Figure 4 shows a portion of an I/O device in accordance with  
21 a second preferred embodiment of the present invention.

#### 22 Description of the Preferred Embodiment

23 In Figure 1, a system processor 11, a system memory 14, an  
24 I/O device 12, an I/O device 13, and an I/O device 15 are shown  
25 coupled to a bus 16. I/O device 15 includes a computer terminal  
26 18 and a direct memory access terminal adaptor 17.  
27  
28

1 In order for system processor 11 to obtain data from  
2 terminal 18, it constructs a linked list of command elements in  
3 system memory 14. For example, a linked list 20 consisting of  
4 command elements 21, 22, 23, 24 and 25 is shown in Figure 2.  
5 Each command element 21-25 includes a pointer representing an  
6 address in system memory 14 where data is to be transferred.  
7 Each command element 21-25 also includes a counter representing  
8 the number of bytes (or words or some other unit of data having a  
9 specified amount of data) to be transferred. For example, in  
10 command element 21 is shown a register 21a for storing a pointer,  
11 and a register 21b for storing a counter. Once linked list 20  
12 has been constructed, system processor 11 transfers to terminal  
13 adaptor 17 the address in memory of the first element in linked  
14 list 20, in this case element 21. Additionally, system processor  
15 11 transfers to terminal adaptor 17 a command which causes  
16 terminal adaptor 17 to fetch and execute in order command  
17 elements 21-25. Starting with element 21, terminal adaptor 17  
18 transfers the contents of each command element into registers  
19 within terminal adaptor 17.

20 Figure 3A, Figure 3B, and Figure 3C show memory locations  
21 301-311 within system memory 14 and show changes in the content  
22 of registers within terminal adaptor 17 which occur during a DMA  
23 transfer of data from terminal adaptor 17 to system memory 14.  
24 For example, terminal adaptor 17 fetches element 21 and stores  
25 the pointer currently in register 21a into a register 17a and  
26 the counter currently in register 21b into a register 17b. The  
27 result is shown in Figure 3A where the contents of register 17a  
28

0208430

1 point to a location 302 in system memory 14 and where the  
2 contents of register 17b indicate terminal adaptor 17 is to  
3 transfer 8 bytes of data.

4 As each byte is transferred from terminal adaptor 17 to  
5 system memory 14 the pointer in register 17a is incremented to  
6 point to the next location in system memory 14, and the counter  
7 in register 17b is decremented to indicate the number of bytes  
8 left to transfer.

9 In Figure 3B, three bytes of data have been transferred.  
10 The pointer in register 17a now points to memory location 305,  
11 and the counter in register 17b indicates there are five  
12 remaining bytes to be sent. Before terminal adaptor 17 has  
13 transferred the entire eight bytes, terminal adaptor 17 may  
14 receive from system processor 11 a data flush command. Upon  
15 receipt of the data flush command, terminal adaptor 17 will stop  
16 its DMA transfer to system memory 14 and will send to system  
17 processor 11 the counter in register 17b, which indicates to  
18 system processor 11 the amount of data transferred. At the time  
19 shown in Figure 3B, the counter in register 17b would indicate  
20 there are five bytes remaining to be sent. System processor 11  
21 can then process the bytes of data already transferred to system  
22 memory 14. Terminal adaptor 17 will fetch the next command  
23 element, in this case, command element 22, and continue  
24 transferring data.

25 On the other hand, terminal adaptor 17 may transfer the  
26 entire eight bytes without receiving a data flush command, as  
27 shown in Figure 3C. Terminal adaptor 17 will then notify system  
28

processor 11 that the eight bytes have been transferred. This notification can be done by interrupting the processor to deliver the information, or by some other means.

In Figure 4, an alternate embodiment is shown. Here memory locations 401-411 are shown to be within terminal adaptor 17. In the implementation shown in Figure 4, data from terminal 18 is buffered in memory locations 401-411 within terminal adaptor 17 until the counter in register 17b is zero, until all memory locations (represented in Figure 4 by memory locations 401-411) within terminal adaptor are filled, or until terminal adaptor 17 receives a data flush command from system processor 11. In either case, terminal adaptor 17 then writes to system memory 14 the data in memory locations 401-411 which terminal adaptor 17 has received from terminal 18. Terminal adaptor 17 will then fetch the next command element from linked list 20. Terminal adaptor 17 will then continue to receive data from terminal 18 into memory locations 401-411.

I claim:

1. A method for receiving input from a input/output device comprising:

providing a plurality of consecutive memory locations for receiving data from the input/output device;

providing to the input/output device an address of at least one of the plurality of memory locations;

providing to the input/output device a count which specifies the number of memory locations in the plurality of memory locations:

providing a command to the input/output device to terminate transfer of data to the plurality of memory locations; and,

receiving information as to how many of the plurality of consecutive memory locations received data from the input/output device.

2. A method as in claim 1 wherein the providing to the input/output device of an address, and the providing to the input/output device of a count is done by means of a linked list of data entries consisting of memory locations.

3. A method utilizing a system processor to oversee a transfer of data from a first device to a system memory, the method comprising:

sending a command instruction from the system to the first device, the command instruction specifying a location in the



system memory where data is to be transferred, and a unit count which indicates the amount of data to be transferred;

transferring data from the first device to the system memory;

sending a second command instruction from the system to the first device, the command instruction instructing the first device to stop the transfer of data from the first device to the system memory; and,

sending status information from the first device to the system processor, the status information indicating the amount of data transferred from the first device to the system memory.

4. A method utilizing a system processor to oversee a transfer of data from a first device to a system memory, the method comprising:

sending a command instruction from the system to the first device, the command instruction specifying a location in the system memory where data is to be transferred, and a unit count which indicates the amount of data to be transferred;

buffering data within the first device;

sending a second command instruction from the system to the first device, the command instruction instructing the first device to transfer the buffered data from the first device to the system memory; and,

sending status information from the first device to the system processor, the status information indicating the amount of data transferred from the first device to the system memory.

5. An apparatus for performing variable length data transactions from first device to a system memory, the apparatus comprising:

buffering means to receive data from the first device;

command means for specifying to the buffering means a location in the system memory where data is to be transferred, and a unit count which indicates the amount of data to be transferred; and,

flush means for specifying to the buffering means to transfer data it has received from the first device; and,

status means for indicating the amount of data transferred from the first device to the buffering means in a period of time, the period of time extending from a point in time at which the command means specified to the buffering means the location and the unit count to a point in time when the flush means specified to the buffering means to transfer data.




FIG 1




FIG 2







FIG 3A





European Patent  
Office

# EUROPEAN SEARCH REPORT

0208430

Application number

EP 86 30 4504

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)
X	US-A-4 038 642 (BOUKNECHT) * Column 13, line 30 - column 15, line 41; figures 9,10 *	1,2	G 06 F 13/32 G 06 F 13/28
Y		3,4	
X	--- IBM TECHNICAL DISCLOSURE BULLETIN, vol. 21, no. 7, December 1978, pages 2653-2659, New York, US; R.E. BIRNEY: "Directorized data descriptor" * Page 2654, paragraph 2 - page 2656, paragraph 5; page 2657, paragraph 8 - page 2659, paragraph 1; figures 1,2 *	1,2	
Y	idem	3,4	
Y	--- EP-A-0 055 623 (KUROSU) * Page 7, line 11 - page 9, line 16; figures 4,5 *	3	G 06 F 13/32 G 06 F 13/28 G 06 F 13/34
Y	--- IBM TECHNICAL DISCLOSURE BULLETIN, vol. 22, no. 7, December 1979, pages 2715-2716, New York, US; R.A. SMITH et al.: "Parallel microprocessor I/O operation" * Page 2716, paragraph 1 *	4	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 01-09-1986	Examiner CHUGG D.J.
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	



European Patent  
Office

# EUROPEAN SEARCH REPORT

0208430

Application number

EP 86 30 4504

Page 2

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	
A	idem -----	5	
			TECHNICAL FIELDS SEARCHED (Int. Cl. 4)
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 01-09-1986	Examiner CHUGG D.J.
<b>CATEGORY OF CITED DOCUMENTS</b>			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	